FPGA Based Hardware Co-Simulation of an Area and Power Efficient FIR Filter for Wireless Communication Systems
| dc.contributor.author | Rajesh Kumar | |
| dc.contributor.author | Swapna Devi | |
| dc.contributor.author | S. S. Pattnaik | |
| dc.date.accessioned | 2026-01-08T07:56:24Z | |
| dc.date.available | 2026-01-08T07:56:24Z | |
| dc.date.issued | 2010-04 | |
| dc.description.abstract | “In this paper FPGA based hardware co-simulation of an area and power efficient FIR filter for wireless communication systems is presented. The implementation is based on distributed arithmetic (DA) which substitutes multiply-and-accumulate operations with look up table (LUT) accesses. Parallel Distributed arithmetic (PDA) look up table approach is used to implement an FIR Filter taking optimal advantage of the look up table structure of FPGA using VHDL. The proposed design is hardware co-simulated using System Generator10.1, synthesized with Xilinx ISE 10.1 software, and implemented on Virtex-4 based xc4vlx25-10ff668 target device. Results show that the proposed design operates at 17.5 MHz throughput and consumes 0.468W power with considerable reduction in required resources to implement the design as compared to Coregen and add/shift based design styles. Due to this reduction in required resources the proposed design can also be implemented on Spartan-3 FPGA device to provide cost effective solution for DSP and wireless communication applications.” | |
| dc.identifier.issn | 0976-545X | |
| dc.identifier.issn | 2456-3226 | |
| dc.identifier.other | https://doi.org/10.15415/jtmge.2010.11008 | |
| dc.identifier.uri | https://demodspace.chitkara.edu.in/handle/123456789/345 | |
| dc.language.iso | en | |
| dc.publisher | Chitkara University Publications | |
| dc.subject | FPGA | |
| dc.subject | PDA | |
| dc.subject | Simulation Add/Shift | |
| dc.subject | VHDL | |
| dc.title | FPGA Based Hardware Co-Simulation of an Area and Power Efficient FIR Filter for Wireless Communication Systems | |
| dc.type | Article |